



V V COLLEGE OF ENGINEERING

Tisaiyanvilai - 627 657

Department of Electronics and Communication Engineering

Inviting the students and Staff to join The One Day Webinar on

"Challenges and Opportunities in VLSI Design"



Dr.S.Dhanasekar

Asso. Prof., Department of ECE
Sri Eshwar College of Engineering, Coimbatore.



Patron

Dr.K.S. Saji
Principal

Convenor

Dr.A.S. Radhamani
Professor/Head

Coordinator

Mr. V. Somasundaram
AP/ECE

Organizing Committee

Dr. E. Praynlin AP/ECE, **Mrs. J.L. Jini Mary**,AP/ECE, **Ms. M. Augusta Angel**,AP/ECE

To install Webex App Link : <https://play.google.com/store/apps/details?id=com.cisco.webex.meetings>

Registration Link : <https://forms.gle/x58xVZtikcb9xTAFA>

Joining Link : <https://meetingsapac21.webex.com/meetingsapac21/j.php?MTID=mb1025d0c22886418eb3b9b245734bc18>

Meeting Number : 1668613680, Password - vlsi@123



Dr.Dhanasekar Subramaniyam <dhanasekarsubramaniyam@sece.ac.in>

Webinar resource person - reg

Dr.Dhanasekar Subramaniyam <dhanasekarsubramaniyam@sece.ac.in>
To: HOD Electronics and Communication <hodece@vvcoe.org>

Mon, June 8, 2020 at 10:12 AM

Dear Mr. Somasundaram,
I am very happy to see your email, and you can consider this email as a confirmation for handling a session on 12.06.2020

Thanks and Regards,
Dr.S.DHANASEKAR,
Associate Professor,
Department of ECE,
Sri Eshwar College of Engineering,
Coimbatore.
Mobile No: 8760464534

[Quoted text hidden]

The screenshot shows a Google Meet interface with a presentation slide from EDA Playground. The slide displays UVM code for a testbench and a design module. The testbench module sets up a UVM environment and runs a test. The design module is a simple counter that increments a value 'Q' on each clock cycle. The terminal output shows the command to run the testbench and the resulting waveform dump.

```

testbench.sv
module testbench;
  reg clk_sync_reset;
  // clk
  dff c10, clk_sync_reset, 0;
  parameter times=100;
  initial
  begin
    c10=1'b0;
    $dumpfile("dump.vcd");
    $dumpvars(0, testbench);
  end
  sync_reset = 1;
  #20 sync_reset=0;
  #10 sync_reset=1;
  #100;
  #reset(20);
  #100 0=0;
endmodule

design.sv
module dff0, clk_sync_reset, 0;
  input D;
  input clk;
  input sync_reset;
  output reg Q;
  always @(posedge clk)
  begin
    if (sync_reset)
      Q <= 1'b0;
    else
      Q <= D;
  end
endmodule

```

Terminal Output:

```

100%:~$ cd /home/.../vlsi_lab/.../uvm/.../testbench.sv && ugetrunner vsp a.sv
VCD info: dumpfile dump.vcd opened for output.
Finding 'Q0' file...
./dump.vcd
100%:~$ cd /home/.../vlsi_lab/.../uvm/.../testbench.sv && ugetrunner vsp a.sv
VCD info: dumpfile dump.vcd opened for output.
Finding 'Q0' file...
./dump.vcd
100%:~$ cd /home/.../vlsi_lab/.../uvm/.../testbench.sv && ugetrunner vsp a.sv
VCD info: dumpfile dump.vcd opened for output.
Finding 'Q0' file...
./dump.vcd

```


VLSI LAB QUES - dhan... | Sri Eshwar College of E... | Meet - ENDSEM VLSI LAB | VLSI LAB_MCQ_APRIL 2... | Classwork for III ECE C... | Downloads

meet.google.com/bxp-qpsm-nnp?authuser=0

REC

ENDSEM VLSI LAB

People (32)

Mute all Add people Host controls

IN CALL

- Dr.Dhanasekar Su... (You)
- Arun Kumar
- RODINI M 18EC097
- RODITH V 18EC098
- SABARI A 18EC099
- SABARSH D 18EC100
- SANDHYA R 18EC101
- SANGEETHA SRUTHI U L...
- SANTHIA D 18EC108
- SANTHOSH KUMAR S L...
- SAPTHA PRIYA II 18EC...

Grid of participants:

- SINDHUJA C 18EC117
- Saravanan 18EC100
- SUGANYA L 18EC132
- SABARI A 18EC099
- SWETHA P 18EC134
- SRI RANJANI S 18EC123
- VISHNUPRANAV N 18EC143
- VIGNESH Y P 18EC141
- SUBASHINI R 18EC130
- VENKATESAN R 18EC133
- SURYA PRAKASH C 18EC133
- SIRIRAM C S 18EC124
- SARANESH D 18EC106
- SRIDAR C S 18EC123
- SRI BAVATHARANI K.G 18EC122
- SOWNDARYA K 18EC120
- SNEHA DARSINI R 18EC119
- SWABALAYIGNESH A 18EC118
- Arun Kumar
- SINDHU G 18EC110
- SHEEREN FATHIMA M 18EC113
- ROGINI M 18EC097
- SHANKARAMANIKANDAN S 18EC1...
- SARAVANAN S 18EC109
- SARAN KIRTHIC S 18EC108
- SARANESH U K 18EC107
- SANTHOSH KUMAR S 18EC104

ENDSEM VLSI LAB

Type here to search

12:12 PM 20 Apr 2021



V V COLLEGE OF ENGINEERING

(Approved by AICTE and affiliated to Anna University - Chennai)

Arasoor, Sathankulam Taluk, Thoothukudi District - 628 656

Postal Address:

V V Nagar, Tisaiyanvilai, Tirunelveli District - 627 657, Tamilnadu, India

22.06.2020

TO WHOMSOEVER IT MAY CONCERN

This is to certify that Dr. S. Dhanasekar, Associate Professor, Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, Coimbatore delivered a lecture in an one day webinar on "Challenges and Opportunities in VLSI Design" conducted by V V College of Engineering to the participants from various colleges on 12.06.2020. Around 150 participants attended the webinar. The lecture was very useful and inspired them.



K.S. Saji

Principal

Dr. K.S. SAJI, M.E., Ph.D.,

Principal,

V V College of Engineering,

V V Nagar, Arasoor Sathankulam Tk.,

Tuticorin Dist., Tamilnadu, Pin - 628 656.